Logic circuits based on conventional CMOS technology are the basic building blocks of real-world computers. The continued downscaling of conventional logic circuits according to Moore's law has contributed crucially to the prosperity of today's information era, but it is now approaching its physical limit mainly due to the significant increase in leakage current[@b1]. To extend Moore's law, resistive random access memories (RRAMs), which are acknowledged as one of the most promising candidates for the state-of-the-art nonvolatile memories (i.e., silicon-based Flash memories)[@b2][@b3][@b4][@b5][@b6], have recently been introduced to the research field of logic circuits[@b2][@b4]. Compared with conventional CMOS logic circuits, the novel RRAM-based ones have the following advantages. First, the simple structure, high operating speed, low energy consumption, and excellent endurance of RRAMs enable related logic circuits with higher integration density and better performance. Second, the nonvolatility of RRAMs enables related logic circuits to store logic values and to perform logic operations simultaneously (i.e., 'stateful' logic circuits[@b7]), which can significantly reduce static power and may lead to instant boot[@b8]. The most basic and straightforward application of RRAMs for logic circuits is probably the construction of logic gates using RRAM cells. In initial studies, the construction of logic gates usually required more than one RRAM cell and other essential circuit elements such as resistors and capacitors, and the function of a given gate configuration was often exclusive[@b7][@b9][@b10]. For example, two RRAM cells and one resistor were adopted by Terabe *et al*.[@b10] to construct both AND and OR gates, but the RRAM cells in these two gate configurations are just opposite in orientation. To simplify gate configuration and to realise multiple functions in a single gate configuration, single RRAM cells were subsequently introduced to implement logic operations[@b11][@b12]. For instance, Linn *et al*.[@b12] demonstrated that 14 of 16 Boolean logic functions can be realised within a single bipolar resistive switch (BRS) or complementary resistive switch (CRS) in at most three sequential cycles, but the other two operations (i.e., XOR and XNOR functions) are theoretically exclusive within a single BRS or CRS. Recently, taking advantage of both positive and negative reading biases, You *et al*.[@b13] reported the realisation of all 16 Boolean logic functions in a single switchable diode in three logic cycles. Although this study is indeed of great importance, switchable diode is very rare, and consequently its prospects for practical application are uncertain. Another approach to implementing all 16 Boolean logic functions is a three-terminal structure proposed very recently by Zhou *et al*.[@b14], which will certainly face integration difficulty in crossbar logic circuits. In this study, we focus on the enormous potential of single CRS cells for logic applications. First, we introduce a method for constructing CRS cells with an intrinsic switchable diode and experimentally demonstrate the feasibility of implementing complete Boolean logic functions by utilising this diode. Second, we develop a method for implementing complete Boolean logic functions by utilising the complementary switching behaviour itself of any CRS cell and experimentally demonstrate its feasibility. These results, in particular the complementary switching behaviour itself-based complete Boolean logic functions with natural immunity to the sneak-path issue of crossbar logic circuits[@b15], are believed to be capable of significantly advancing the theoretical research and practical applications of RRAM-based logic circuits. Moreover, a method for tri-level storage is developed in CRS cells with an intrinsic switchable diode, which can act as an alternative technique for realising ultra-high-density storage.

Results and Discussion
======================

The basic elements of CRS cells are BRS cells, which are composed of a simple tri-layer structure ([Fig. 1a1](#f1){ref-type="fig"}) and can be reversibly switched between a high resistance state (HRS) and a low resistance state (LRS) under opposite voltage polarities ([Fig. 1b1](#f1){ref-type="fig"}). The transition from the HRS to the LRS and the corresponding threshold voltage are denoted as the set process and *V*~set~, respectively, while their opposites are denoted as the reset process and *V*~reset~, respectively. After two identical BRS cells are anti-serially connected by a common electrode layer, a CRS cell that was pioneered by Linn *et al*.[@b15] to solve the sneak-path issue of BRS-based crossbar arrays forms, as schematically shown in [Fig. 1a2](#f1){ref-type="fig"}. There are three states in a complete switching cycle of CRS cells ([Fig. 1b2](#f1){ref-type="fig"}): '1' denotes the HRS/LRS (top BRS cell/bottom BRS cell) state, 'ON' denotes the LRS/LRS state, and '0' denotes the LRS/HRS state. The threshold voltages for the transitions from '1' to 'ON', from 'ON' to '0', from '0' to 'ON', and from 'ON' to '1' are denoted as *V*~th,1~, *V*~th,2~, *V*~th,3~, and *V*~th,4~, respectively, as depicted in [Fig. 1b2](#f1){ref-type="fig"}. The *V*~read~ in this figure represents the voltage for the read operation. For the standard CRS operation, '1' and '0' are used as memory states, and 'ON' is used to distinguish '1' from '0' in a destructive read operation. This is because '1' and '0' of common CRS cells with the *I*--*V* characteristic similar to [Fig. 1b2](#f1){ref-type="fig"} cannot be distinguished under a non-destructive voltage between *V*~th,3~ and *V*~th,1~ [@b15][@b16][@b17][@b18][@b19]. These CRS cells are denoted as regular cells in the current study, and the related switching behaviours are denoted as regular complementary switching behaviours. Given that the *I--V* characteristics of '1' and '0' are dominated by the BRS cells in HRS and that the BRS cells in HRS for '1' and '0' are opposite in orientation, we suppose that '1' and '0' can be distinguished under a non-destructive voltage in CRS cells composed of BRS cells with a rectifying HRS. [Figure 1c1](#f1){ref-type="fig"} show the simulated *I--V* characteristics of such a BRS cell and the corresponding CRS cell, respectively. The postfixes '-F' and '-R' in these figures are used to denote the forward and reverse directions of the rectifying states, respectively. Indeed, '1' and '0' can be evidently distinguished under a non-destructive voltage, such as the *V*~read,2~ in [Fig. 1c2](#f1){ref-type="fig"}, thus theoretically supporting the correctness of our supposition. Such CRS cells are denoted as peculiar cells in the current study, and related switching behaviours are denoted as peculiar complementary switching behaviours. Compared with regular CRS cells, the apparent and straightforward advantage of peculiar cells is the feasibility of using not only '1' and '0' but also 'ON' as memory states, i.e., tri-level storage. More importantly, peculiar CRS cells have an intrinsic switchable diode, i.e., the hysteresis loop "'1'-R → '0'-F → '0'-R → '1'-F → '1'-R → ···" shown in [Fig. 1c2](#f1){ref-type="fig"}, thereby exhibiting the feasibility of implementing complete Boolean logic functions[@b13]. In addition, it is instructive to examine why the HRS-R is set to be the same as, rather than opposite to, the set polarity in [Fig. 1c1](#f1){ref-type="fig"}. First, this phenomenon is in accordance with most of the reported BRS cells with a rectifying HRS, such as (Ti, Ta, W)/Ta~2~O~5~/Pt[@b20][@b21], (Ti, TiN)/HfO~2~/Pt[@b22][@b23], Cu/ZnO/(Pt, Pd)[@b24][@b25], Ag/ZrO~2~/Pt[@b26], and Cu/P3HT:PCBM/ITO[@b27]. Second, this phenomenon is essential to ensure that the intrinsic switchable diode in [Fig. 1c2](#f1){ref-type="fig"} has the same switching polarity as that in ref. [@b13].

To experimentally demonstrate the correctness of our supposition concerning peculiar CRS cells, Ta~2~O~5~-based peculiar BRS and corresponding CRS cells were fabricated and systematically characterised. The choice of Ta~2~O~5~ as the active switching layer is deliberate, because Ta~2~O~5~-based RRAMs exhibit an ultra-high operating speed of \~100 ps[@b28], extreme endurance performance of \>10^12^ switching cycles[@b29], excellent retention property of \>10 years at 85 °C[@b30], and great versatility in switching behaviour[@b31][@b32], consequently holding out promising prospects for commercialisation. The device structure and measurement configuration are schematically shown in [Fig. 2a](#f2){ref-type="fig"}. For BRS measurement, an external voltage was applied between terminal 1 or terminal 2 (T1 or T2) and terminal 3 (T3). After an initial forming process at \~3 V (see [Supplementary Fig. S1](#S1){ref-type="supplementary-material"} online), bipolar switching behaviour with a positive set process (\~0.7 V), a negative reset process (\~−1 V), and a large memory window of \~15\@0.1 V was observed, as can be seen in [Fig. 2b](#f2){ref-type="fig"}, which is attributed to the electric field-induced formation/rupture of an oxygen vacancy filament[@b20][@b21][@b33]. More importantly, the HRS shows a rectifying behaviour similar to that shown in [Fig. 1c1](#f1){ref-type="fig"}. The rectifying HRS has been acknowledged to originate from the Schottky barrier at the Ta~2~O~5~/Pt interface[@b34], and the rectification ratio is estimated to be \~3@ ± 0.5 V. The switching behaviour in [Fig. 2b](#f2){ref-type="fig"} has been demonstrated to show satisfactory switching uniformity and retention performance (see [Supplementary Fig. S2](#S1){ref-type="supplementary-material"} online), thus suggesting that the Ta/Ta~2~O~5~/Pt BRS cells are suitable for constructing peculiar CRS cells. A peculiar CRS cell can be easily obtained by applying an external voltage between T1 and T2 but keeping T3 floating, i.e., Ta/Ta~2~O~5~/Pt/Ta~2~O~5~/Ta CRS cell. Indeed, a peculiar complementary switching behaviour similar to that in [Fig. 1c2](#f1){ref-type="fig"} was observed, as shown in [Fig. 2c](#f2){ref-type="fig"}, thereby experimentally supporting the correctness of our supposition concerning peculiar CRS cells. It should be noted that such switching behaviour has also been observed in ref. [@b29], which further corroborates our supposition. To examine the feasibility of tri-level storage, a six-step voltage sweep method (see [Supplementary Fig. S3](#S1){ref-type="supplementary-material"} online) was adopted. With this method, 200 successive switching cycles were performed and then statistically analysed. The obtained results (see [Supplementary Fig. S4](#S1){ref-type="supplementary-material"} online) clearly show a gap not only between '1'-R resistance (*R*~'1'-R~) and '0'-F resistance (*R*~'0'-F~) but also between *R*~'0'-F~ and 'ON' resistance (*R*~'ON'~), thus supporting the feasibility of tri-level storage and demonstrating satisfactory switching uniformity in Ta/Ta~2~O~5~/Pt/Ta~2~O~5~/Ta CRS cells. Here, it should be pointed out that (i) when peculiar CRS cells are used for tri-level storage, additional nonlinear access devices are needed to settle the sneak-path issue of related crossbar arrays; (ii) compared with the approach for multilevel storage using regular complementary switching behaviours[@b35][@b36], the main advantage of our approach is the elimination of the troublesome destructive read operation.

We now demonstrate the feasibility of implementing complete Boolean logic functions on the basis of the observed intrinsic switchable diode in [Fig. 2c](#f2){ref-type="fig"}. The implementation of each logic operation needs three logic cycles, including two write cycles (cycles 1 and 2) with ±3 V and one read cycle (cycle 3) with ±0.5 V. For write cycles, the input logic variables *p* and *q* are used to represent the voltage potential values of T1 and T2. Assuming logic 1 for high potential (3 V) and logic 0 for low potential (0 V), the potential difference between T1 and T2 can be 3 V (T1 − T2 = 1), or 0 V (T1 − T2 = 0), or −3 V (T1 − T2 = −1). In contrast, for the read cycle, the input logic variables *p* and *q* are used to directly represent the potential difference between T1 and T2, i.e., the reading bias (*r*). A positive reading bias (0.5 V) is linked to *r* = 1, and a negative reading bias (−0.5 V) is linked to *r* = 0. The output of each logic operation is determined by the measured current in the read cycle (i.e., cycle 3). '0'-F and '1'-F will lead to a higher absolute read current and are assigned to logic 1, whereas '0'-R and '1'-R will lead to a lower absolute read current and are assigned to logic 0. For a more detailed description of this tri-cycle method for logic operation, readers are suggested to refer to ref. [@b13]. Given that single BRS and CRS cells are considered to be capable of implementing all Boolean logic functions except XOR and XNOR operations and that switchable diodes are more talented than BRS and CRS cells in logic applications[@b12][@b13], the success in implementing XOR and XNOR operations is enough to support the feasibility of implementing complete Boolean logic functions. The combination of [Fig. 3](#f3){ref-type="fig"} and [Table 1](#t1){ref-type="table"} shows the obtained experimental results, which undoubtedly demonstrates the success in implementing XOR and XNOR operations. For simplicity, we take only the XOR operation as an example to provide a detailed description. In cycle 1, the 3 V pulse wrote the device into '0'. In cycle 2, with T1 assigned to 0 and T2 assigned to the input variable *q* ([Table 1](#t1){ref-type="table"}), the device remained at '0' with *q* = 0 ([Fig. 3a,b](#f3){ref-type="fig"}) and was transformed into '1' with *q* = 1 ([Fig. 3c,d](#f3){ref-type="fig"}). In cycle 3, with *r* assigned to *p*, '0' was read as '0'-R with *p* = 0 (i.e., output = *p* XOR *q* = 0 XOR 0 = 0, [Fig. 3a](#f3){ref-type="fig"}) and as '0'-F with *p* = 1 (i.e., output = *p* XOR *q* = 1 XOR 0 = 1, [Fig. 3b](#f3){ref-type="fig"}), and '1' was read as '1'-F with *p* = 0 (i.e., output = *p* XOR *q* = 0 XOR 1 = 1, [Fig. 3c](#f3){ref-type="fig"}) and as '1'-R with *p* = 1(i.e., output = *p* XOR *q* = 1 XOR 1 = 0, [Fig. 3d](#f3){ref-type="fig"}). Therefore, these results have definitely demonstrated the feasibility of implementing complete Boolean logic functions based on the intrinsic switchable diode of a single peculiar CRS cell.

There is no doubt that the intrinsic switchable diodes can significantly advance related CRS cells for logic applications. It has to be admitted, however, that only a portion of the reported BRS cells are suitable for constructing CRS cells with an intrinsic switchable diode. Inspired by the method of switchable diodes for logic applications, we herein develop a method for implementing complete Boolean logic functions in any CRS cell on the basis of the complementary switching behaviour itself. The theoretical basis of this method is that the complementary switching behaviour itself is in fact a 'destructive' switchable diode. This can be understood on the basis of the regular complementary switching behaviour in [Fig. 1b2](#f1){ref-type="fig"} as follows. For state '1', −*V*~read~ and *V*~read~ will lead to lower and higher read currents, respectively, whereas for state '0', −*V*~read~ and *V*~read~ will lead to higher and lower read currents, respectively. Hence, states '1' and '0' can be regarded as diodes with positive and negative polarities as forward directions, respectively. The word 'destructive' refers to the fact that the forward read operations of both states are destructive because both sates will be transformed into state 'ON'. Similar to that for intrinsic switchable diodes, the logic operation method for these 'destructive' switchable diodes is also tri-cycle. The main difference between them is the reading bias in cycle 3, which is non-destructive for the former diodes (i.e., *V*~th,3~ \< *V*~read~ \< *V*~th,1~) but is destructive for the latter diodes (i.e., *V*~th,4~ \< *V*~read~ \< *V*~th,3~ or *V*~th,1~ \< *V*~read~ \< *V*~th,2~). For the Ta/Ta~2~O~5~/Pt/Ta~2~O~5~/Ta CRS cells with the *I--V* characteristic in [Fig. 2c](#f2){ref-type="fig"}, the destructive reading bias in cycle 3 is set to ±1.5 V. That is, the positive destructive reading bias (1.5 V) is linked to *r* = 1, and the negative destructive reading bias (−1.5 V) is linked to *r* = 0. The detailed method for implementing complete Boolean logic functions based on the complementary switching behaviour itself of Ta/Ta~2~O~5~/Pt/Ta~2~O~5~/Ta CRS cells is given in [Table 2](#t2){ref-type="table"}, and the corresponding experimental results are shown in [Fig. 4](#f4){ref-type="fig"}. Once again, we take the XOR operation as an example to provide a detailed description. In cycle 1, the −3 V pulse wrote the device into '1'. In cycle 2, with T1 assigned to the input variable *q* and T2 assigned to 0 ([Table 2](#t2){ref-type="table"}), the device remained at '1' with *q* = 0 ([Fig. 4c,d](#f4){ref-type="fig"}) and was transformed into '0' with *q* = 1 ([Fig. 4a,b](#f4){ref-type="fig"}). In cycle 3, with *r* assigned to *p*, '1' was read as '1'-F with *p* = 0 (i.e., output = *p* XOR *q* = 0 XOR 0 = 0, [Fig. 4d](#f4){ref-type="fig"}) and as 'ON' with *p* = 1 (i.e., output = *p* XOR *q* = 1 XOR 0 = 1, [Fig. 4c](#f4){ref-type="fig"}), and '0' was read as 'ON' with *p* = 0 (i.e., output = *p* XOR *q* = 0 XOR 1 = 1, [Fig. 4b](#f4){ref-type="fig"}) and as '0'-F with *p* = 1 (i.e., output = *p* XOR *q* = 1 XOR 1 = 0, [Fig. 4a](#f4){ref-type="fig"}). Thus, these results have conclusively demonstrated the feasibility of implementing complete Boolean logic functions on the basis of the complementary switching behavior itself of any CRS cell. Of course, for regular CRS cells, the '0'-F in [Fig. 4a](#f4){ref-type="fig"} and '1'-F in [Fig. 4d,f](#f4){ref-type="fig"} should be changed to '0' and '1', respectively. Besides, three points are noteworthy here. First, owing to the destructive read operation for output = 1, a write-back step is needed in practical applications after such a read operation. Second, the complementary switching behavior itself-based complete Boolean logic functions are naturally immune to the sneak-path issue of crossbar logic circuits[@b15]. Third, after the submission of our study for publication, Siemon *et al*.[@b37] published an independent study in which they also proposed a method for implementing complete Boolean logic functions in any CRS cell on the basis of the complementary switching behaviour itself. The method proposed by Siemon *et al*. and that in our study are indeed very similar because their physical basis is identical, and the main difference between the two methods lies in the read operation in cycle 3, i.e., the spike read scheme in their method and the level read scheme in ours.

Before concluding, it is instructive to present a discussion, from the circuitry point of view, of the application prospects of our proposed methods for implementing complete Boolean logic functions in a single CRS cell. Above all, our methods have advanced significantly the practicability of single RRAM device-based Boolean logic functions. Therefore, more complex functions such as the adder can be more easily realised, given RRAMs' ease of integration[@b2][@b3]. Second, our methods can make the peculiar CRS cell-based logic circuits versatile. The intrinsic switchable diode-based method is non-destructive in read cycles and therefore has a higher operating speed, whereas the complementary switching behaviour itself-based method is naturally immune to the sneak-path issue and consequently has superior reliability. Hence, the former and the latter methods can be intentionally selected for the cases with emphases on operating speed and on reliability, respectively, leading to a better performance for peculiar CRS cell-based logic circuits. Finally, it should be admitted that, owing to the conditional read operation needed by some logic functions such as XOR, our methods will inevitably cause an increase in complexity of the peripheral control circuits. However, given the significant simplification in the core logic circuits achieved by our methods, such an increase in peripheral circuitry overhead might be acceptable in most cases.

In summary, the huge potential of single CRS cells for logic applications has been theoretically analysed and then experimentally studied on the basis of the Ta/Ta~2~O~5~/Pt/Ta~2~O~5~/Ta CRS cells that exhibit satisfactory switching uniformity. It is found that BRS cells with a rectifying HRS can be used for constructing peculiar CRS cells with an intrinsic switchable diode and that the intrinsic switchable diode of a single peculiar CRS cell is robust enough to realise the complete Boolean logic functions. More importantly, a method for implementing complete Boolean logic functions based on the complementary switching behaviour itself of any single CRS cell has been discovered and experimentally demonstrated. These results, in particular the complementary switching behaviour itself-based complete Boolean logic functions with natural immunity to the sneak-path issue of crossbar logic circuits, are believed to be capable of significantly advancing both our understanding and commercialisation of RRAM-based logic circuits. Moreover, the constructed peculiar CRS cells with an intrinsic switchable diode are demonstrated to be feasible for tri-level storage, which can serve as an alternative method of realising ultra-high-density data storage.

Methods
=======

The Ta/Ta~2~O~5~/Pt BRS cells were fabricated at room temperature and on a commercial Pt(\~120 nm)/Ti(\~15 nm)/SiO~2~/Si substrate. The \~120 nm Pt layer served as the common bottom electrode for all Ta/Ta~2~O~5~/Pt BRS cells on this substrate. Prior to device fabrication, the substrate was ultrasonically cleaned in sequence in acetone, ethanol, and deionized water (8 min for each solvent). Subsequently, the blanket Ta~2~O~5~ layer (\~10 nm in thickness) was deposited by radio-frequency (RF) magnetron sputtering (60 W) with a ceramic Ta~2~O~5~ target in a pure argon atmosphere (\~0.4 Pa). Finally, the isolated Ta top electrodes (\~60 nm in thickness and 50 μm in diameter) were patterned by the conventional ultraviolet lithography and lift-off processes, and were deposited by direct current (DC) magnetron sputtering in a pure argon atmosphere (\~0.35 Pa). All electrical measurements were conducted on a semiconductor device analyzer (B1500A, Agilent) in atmospheric environment and at room temperature. For BRS measurement, the external voltage was applied between a Ta top electrode and the common Pt bottom electrode, while for CRS measurement, the external voltage was applied between two Ta top electrodes with the common Pt bottom electrode floating, i.e., constructing Ta/Ta~2~O~5~/Pt/Ta~2~O~5~/Ta CRS cells.
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![Simulated *I--V* characteristics of regular and peculiar CRS cells.\
Schematic device structures of (**a1**) a BRS cell and (**a2**) a corresponding CRS cell. M1, SL, and M2 represent metal electrode 1, active switching layer, and metal electrode 2, respectively. Simulated *I--V* characteristics of (**b1**) regular and (**c1**) peculiar BRS cells. Simulation parameters: LRS resistance (*R*~L~), 100 Ω; HRS resistance (*R*~H~), 1000 Ω; HRS-F resistance (*R*~H−F~), 1000 Ω; HRS-R resistance (*R*~H−R~), 5000 Ω; *V*~set~, 1 V; *V*~reset~, −1 V. Simulated *I--V* characteristics of (**b2**) regular and (**c2**) peculiar CRS cells based on the BRS *I--V* characteristics in (**b1**,**c1**), respectively. The navy dash line in (**c2**) is the linear extrapolation of 'ON' state. *V*~read~ and *V*~read,1~ are the read voltages for conventional bi-level storage application of CRS cells, and *V*~read,2~ is the read voltage for novel tri-level storage application of peculiar CRS cells.](srep15467-f1){#f1}

![Experimental demonstration of peculiar BRS and corresponding CRS cells.\
(**a**) Schematic device structure and measurement configuration. (**b**) Measured *I--V* characteristic of Ta/Ta~2~O~5~/Pt BRS cells. Memory window: \~15\@0.1 V; rectification ratio of HRS: \~3@ ± 0.5 V. (**c**) Measured *I--V* characteristic of Ta/Ta~2~O~5~/Pt/Ta~2~O~5~/Ta CRS cells. It reveals evidently an intrinsic switchable diode that can be used for tri-level storage and for implementing complete Boolean logic functions. The navy dash line is the linear extrapolation of 'ON' state at 1.5 V. *V*~read,1~ and *V*~read,2~ are the read voltages for conventional bi-level storage and for novel tri-level storage, respectively.](srep15467-f2){#f2}

![Experimental results of tri-cycle logic operation based on the intrinsic switchable diode of a Ta/Ta~2~O~5~/Pt/Ta~2~O~5~/Ta CRS cell.\
(**a**) Cycle 1, T1 − T2 = 1; cycle 2, T1 − T2 = 0; cycle 3, *r* = 0; output = 0. (**b**) Cycle 1, T1 − T2 = 1; cycle 2, T1 − T2 = 0; cycle 3, *r* = 1; output = 1. (**c**) Cycle 1, T1 − T2 = 1; cycle 2, T1 − T2 = −1; cycle 3, *r* = 0; output = 1. (**d**) Cycle 1, T1 − T2 = 1; cycle 2, T1 − T2 = −1; cycle 3, *r* = 1; output = 0. The navy solid curves represent the potential difference between T1 and T2 in each logic cycle, while the navy dot ones serve as a guide to the eye. The red solid curves represent the measured current in each logic cycle, while the red dot ones serve as the threshold current level for output = 0 (lower) and output = 1 (higher). The physical states responsible for the measured current in cycle 3 are clearly marked.](srep15467-f3){#f3}

![Experimental results of tri-cycle logic operation based on the complementary switching behavior itself, rather than the intrinsic switchable diode, of a Ta/Ta~2~O~5~/Pt/Ta~2~O~5~/Ta CRS cell.\
(**a**) Cycle 1, T1 − T2 = −1; cycle 2, T1 − T2 = 1; cycle 3, *r* = 1; output = 0. (**b**) Cycle 1, T1 − T2 = −1; cycle 2, T1 − T2 = 1; cycle 3, *r* = 0; output = 1. (**c**) Cycle 1, T1 − T2 = −1; cycle 2, T1 − T2 = 0; cycle 3, *r* = 1; output = 1. (**d**) Cycle 1, T1 − T2 = −1; cycle 2, T1 − T2 = 0; cycle 3, *r* = 0; output = 0. (**e**) Cycle 1, T1 − T2 = −1; cycle 2, T1 − T2 = −1; cycle 3, *r* = 1; output = 1. (**f**) Cycle 1, T1 − T2 = −1; cycle 2, T1 − T2 = −1; cycle 3, *r* = 0; output = 0. The navy and red solid curves represent the potential difference between T1 and T2 and the measured current in each logic cycle, respectively, while the navy and red dash ones both serve as a guide to the eye. The green dash dot curves serve as the threshold current level for output = 0 (lower) and output = 1 (higher). The physical states responsible for the measured current in cycle 3 are clearly marked.](srep15467-f4){#f4}

###### The truth table of XOR and XNOR operations and corresponding experimental results in [Fig. 3](#f3){ref-type="fig"}.

  Logic operation    Input   Output   Cycle 1   Cycle 2   Cycle 3   Experimental result                                                          
  ----------------- ------- -------- --------- --------- --------- --------------------- ----- ----- ---------- -------------------------------- --------------------------------
  *p* XOR *q*          0       0         0         1         0               1             0    *q*      0                  *p* = 0               [Fig. 3a](#f3){ref-type="fig"}
  1                    0       1         1         0         1               0            *q*    0    *p* = 1    [Fig. 3b](#f3){ref-type="fig"}  
  0                    1       1         1         0         1               0            *q*   −1    *p* = 0    [Fig. 3c](#f3){ref-type="fig"}  
  1                    1       0         1         0         1               0            *q*   −1    *p* = 1    [Fig. 3d](#f3){ref-type="fig"}  
  *p* XNOR *q*         0       0         1         1         0               1             0    *q*      0                  ¬*p* = 1              [Fig. 3b](#f3){ref-type="fig"}
  1                    0       0         1         0         1               0            *q*    0    ¬*p* = 0   [Fig. 3a](#f3){ref-type="fig"}  
  0                    1       0         1         0         1               0            *q*   −1    ¬*p* = 1   [Fig. 3d](#f3){ref-type="fig"}  
  1                    1       1         1         0         1               0            *q*   −1    ¬*p* = 0   [Fig. 3c](#f3){ref-type="fig"}  

'¬*p*' in this table represents the NOT *p* operation, i.e., ¬*p* (*p* = 1) = 0 and ¬*p* (*p* = 0) = 1.

###### The truth table of complete Boolean logic functions and corresponding experimental results in [Fig. 4](#f4){ref-type="fig"}.

  Logic operation    Input   Output   Cycle 1   Cycle 2   Cycle 3   Experimental result                                                          
  ----------------- ------- -------- --------- --------- --------- --------------------- ----- ----- ---------- -------------------------------- --------------------------------
  True                 0       0         1         0         1              −1            *p*    0       0                  ¬*p* = 1              [Fig. 4c](#f4){ref-type="fig"}
  1                    0       1         0         1        −1              *p*            0     1    ¬*p* = 0   [Fig. 4b](#f4){ref-type="fig"}  
  0                    1       1         0         1        −1              *p*            0     0    ¬*p* = 1   [Fig. 4c](#f4){ref-type="fig"}  
  1                    1       1         0         1        −1              *p*            0     1    ¬*p* = 0   [Fig. 4b](#f4){ref-type="fig"}  
  False                0       0         0         0         1              −1            *p*    0       0                  *p* = 0               [Fig. 4d](#f4){ref-type="fig"}
  1                    0       0         0         1        −1              *p*            0     1    *p* = 1    [Fig. 4a](#f4){ref-type="fig"}  
  0                    1       0         0         1        −1              *p*            0     0    *p* = 0    [Fig. 4d](#f4){ref-type="fig"}  
  1                    1       0         0         1        −1              *p*            0     1    *p* = 1    [Fig. 4a](#f4){ref-type="fig"}  
  *p*                  0       0         0         0         1              −1             1    *p*      1                     1                  [Fig. 4a](#f4){ref-type="fig"}
  1                    0       1         0         1        −1               1            *p*    0       1       [Fig. 4c](#f4){ref-type="fig"}  
  0                    1       0         0         1        −1               1            *p*    1       1       [Fig. 4a](#f4){ref-type="fig"}  
  1                    1       1         0         1        −1               1            *p*    0       1       [Fig. 4c](#f4){ref-type="fig"}  
  *q*                  0       0         0         0         1              −1             1    *q*      1                     1                  [Fig. 4a](#f4){ref-type="fig"}
  1                    0       0         0         1        −1               1            *q*    1       1       [Fig. 4a](#f4){ref-type="fig"}  
  0                    1       1         0         1        −1               1            *q*    0       1       [Fig. 4c](#f4){ref-type="fig"}  
  1                    1       1         0         1        −1               1            *q*    0       1       [Fig. 4c](#f4){ref-type="fig"}  
  NOT *p*              0       0         1         0         1              −1             1    *p*      1                     0                  [Fig. 4b](#f4){ref-type="fig"}
  1                    0       0         0         1        −1               1            *p*    0       0       [Fig. 4d](#f4){ref-type="fig"}  
  0                    1       1         0         1        −1               1            *p*    1       0       [Fig. 4b](#f4){ref-type="fig"}  
  1                    1       0         0         1        −1               1            *p*    0       0       [Fig. 4d](#f4){ref-type="fig"}  
  NOT *q*              0       0         1         0         1              −1             1    *q*      1                     0                  [Fig. 4b](#f4){ref-type="fig"}
  1                    0       1         0         1        −1               1            *q*    1       0       [Fig. 4b](#f4){ref-type="fig"}  
  0                    1       0         0         1        −1               1            *q*    0       0       [Fig. 4d](#f4){ref-type="fig"}  
  1                    1       0         0         1        −1               1            *q*    0       0       [Fig. 4d](#f4){ref-type="fig"}  
  *p* AND *q*          0       0         0         0         1              −1            *p*   *q*      0                  *p* = 0               [Fig. 4d](#f4){ref-type="fig"}
  1                    0       0         0         1        −1              *p*           *q*    1    *p* = 1    [Fig. 4a](#f4){ref-type="fig"}  
  0                    1       0         0         1        −1              *p*           *q*   −1    *p* = 0    [Fig. 4f](#f4){ref-type="fig"}  
  1                    1       1         0         1        −1              *p*           *q*    0    *p* = 1    [Fig. 4c](#f4){ref-type="fig"}  
  *p* NAND *q*         0       0         1         0         1              −1            *p*   *q*      0                  ¬*p* = 1              [Fig. 4c](#f4){ref-type="fig"}
  1                    0       1         0         1        −1              *p*           *q*    1    ¬*p* = 0   [Fig. 4b](#f4){ref-type="fig"}  
  0                    1       1         0         1        −1              *p*           *q*   −1    ¬*p* = 1   [Fig. 4e](#f4){ref-type="fig"}  
  1                    1       0         0         1        −1              *p*           *q*    0    ¬*p* = 0   [Fig. 4d](#f4){ref-type="fig"}  
  *p* OR *q*           0       0         0         0         1              −1            *q*   *p*      0                  *p* = 0               [Fig. 4d](#f4){ref-type="fig"}
  1                    0       1         0         1        −1              *q*           *p*   −1    *p* = 1    [Fig. 4e](#f4){ref-type="fig"}  
  0                    1       1         0         1        −1              *q*           *p*    1    *p* = 0    [Fig. 4b](#f4){ref-type="fig"}  
  1                    1       1         0         1        −1              *q*           *p*    0    *p* = 1    [Fig. 4c](#f4){ref-type="fig"}  
  *p* NOR *q*          0       0         1         0         1              −1            *q*   *p*      0                  ¬*p* = 1              [Fig. 4c](#f4){ref-type="fig"}
  1                    0       0         0         1        −1              *q*           *p*   −1    ¬*p* = 0   [Fig. 4f](#f4){ref-type="fig"}  
  0                    1       0         0         1        −1              *q*           *p*    1    ¬*p* = 1   [Fig. 4a](#f4){ref-type="fig"}  
  1                    1       0         0         1        −1              *q*           *p*    0    ¬*p* = 0   [Fig. 4d](#f4){ref-type="fig"}  
  *p* IMP *q*          0       0         1         0         1              −1            *p*   *q*      0                     1                  [Fig. 4c](#f4){ref-type="fig"}
  1                    0       0         0         1        −1              *p*           *q*    1       1       [Fig. 4a](#f4){ref-type="fig"}  
  0                    1       1         0         1        −1              *p*           *q*   −1       1       [Fig. 4e](#f4){ref-type="fig"}  
  1                    1       1         0         1        −1              *p*           *q*    0       1       [Fig. 4c](#f4){ref-type="fig"}  
  *p* NIMP *q*         0       0         0         0         1              −1            *p*   *q*      0                     0                  [Fig. 4d](#f4){ref-type="fig"}
  1                    0       1         0         1        −1              *p*           *q*    1       0       [Fig. 4b](#f4){ref-type="fig"}  
  0                    1       0         0         1        −1              *p*           *q*   −1       0       [Fig. 4f](#f4){ref-type="fig"}  
  1                    1       0         0         1        −1              *p*           *q*    0       0       [Fig. 4d](#f4){ref-type="fig"}  
  *p* RIMP *q*         0       0         1         0         1              −1            *q*   *p*      0                     1                  [Fig. 4c](#f4){ref-type="fig"}
  1                    0       1         0         1        −1              *q*           *p*   −1       1       [Fig. 4e](#f4){ref-type="fig"}  
  0                    1       0         0         1        −1              *q*           *p*    1       1       [Fig. 4a](#f4){ref-type="fig"}  
  1                    1       1         0         1        −1              *q*           *p*    0       1       [Fig. 4c](#f4){ref-type="fig"}  
  *p* RNIMP *q*        0       0         0         0         1              −1            *q*   *p*      0                     0                  [Fig. 4d](#f4){ref-type="fig"}
  1                    0       0         0         1        −1              *q*           *p*   −1       0       [Fig. 4f](#f4){ref-type="fig"}  
  0                    1       1         0         1        −1              *q*           *p*    1       0       [Fig. 4b](#f4){ref-type="fig"}  
  1                    1       0         0         1        −1              *q*           *p*    0       0       [Fig. 4d](#f4){ref-type="fig"}  
  *p* XOR *q*          0       0         0         0         1              −1            *q*    0       0                  *p* = 0               [Fig. 4d](#f4){ref-type="fig"}
  1                    0       1         0         1        −1              *q*            0     0    *p* = 1    [Fig. 4c](#f4){ref-type="fig"}  
  0                    1       1         0         1        −1              *q*            0     1    *p* = 0    [Fig. 4b](#f4){ref-type="fig"}  
  1                    1       0         0         1        −1              *q*            0     1    *p* = 1    [Fig. 4a](#f4){ref-type="fig"}  
  *p* XNOR *q*         0       0         1         0         1              −1            *q*    0       0                  ¬*p* = 1              [Fig. 4c](#f4){ref-type="fig"}
  1                    0       0         0         1        −1              *q*            0     0    ¬*p* = 0   [Fig. 4d](#f4){ref-type="fig"}  
  0                    1       0         0         1        −1              *q*            0     1    ¬*p* = 1   [Fig. 4a](#f4){ref-type="fig"}  
  1                    1       1         0         1        −1              *q*            0     1    ¬*p* = 0   [Fig. 4b](#f4){ref-type="fig"}  

'¬*p*' in this table represents the NOT *p* operation, i.e., ¬*p* (*p* = 1) = 0 and ¬*p* (*p* = 0) = 1.
